

10/033394 PRO  
12/28/01

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10033394	12/28/2001	438	563	2812	

\*\*APPLICANTS: Lee Seong-jae, Cho Won-ju, Park Kyung-wan.

JCL110  
\*\*CONTINUING DATA VERIFIED:

\*\* FOREIGN APPLICATIONS VERIFIED:

REPUBLIC OF KOREA 01-66742 10/29/2001

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET N#
Verified and Acknowledged Examiner's initials		2013p006	
TITLE : Method of fabricating integrated circuit having shallow junction			
U.S. DEPT. OF COMM. PAT. & TM. 10488 Rev. 10/94			

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
Amount Due	Date Paid		Total Claims	Print Claim for O.G
ISSUE FEE		Primary Examiner	DRAWING	
TERMINAL DISCLAIMER			Sheets Drwg.	Figs.Drwg.
PREPARED FOR ISSUE		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside flap)